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Wideband TV White Space Transceiver
Design and Implementation
Ross A. Elliot, Martin A. Enderwitz, Keith Thompson, Louise H. Crockett, Stephan Weiss, and Robert W. Stewart
Abstract—For transceivers operating in television white space
(TVWS), frequency agility and strict spectral mask fulfillments
are vital. In the U.K., TVWS covers a 320-MHz-wide frequency
band in the UHF range, and the aim of this brief is to present
a wideband digital up- and downconverter for this scenario.
Sampling at radio frequency (RF), a two-stage digital conversion
is presented, which consists of a polyphase filter (PPF) for implicit
upsampling and decimation, and a filter-bank-based multicarrier
approach to resolve the 8-MHz channels within the TVWS band.
We demonstrate that the up- and downconversion of 40 such
channels is hardly more costly than that of a single channel. Ap-
propriate filter design can satisfy the mandated spectral mask and
control the reconstruction error. A field-programmable gate array
implementation is discussed, capable of running the wideband
transceiver on a single Virtex-7 device with sufficient word length
to preserve the spectral mask requirements of the system.
Index Terms—Filter banks, software radio, white space, wide-
band transceiver.
I. INTRODUCTION
THE switch from analog to digital television (TV) hasresulted in the local availability of benign wireless com-
munication channels in the so-called TV white space (TVWS)
spectrum, which has triggered a number of important appli-
cations including rural broadband access [1], [2]. The latter
also offers infrastructure for smart grid [3] and potentially 5G
services. In the U.K., the TVWS spectrum ranges from 470 to
790 MHz and is divided into 40 channels of 8-MHz bandwidth
each. Wireless transmission over TVWS sets a number of
requirements to potential devices, including frequency agility in
order to select and change channels depending on geolocation,
and the strict adherence to spectral masks which are likely to be
imposed by regulators to protect incumbent users [4].
With substantial progress in the area of analog-to-digital
(ADC) and digital-to-analog conversion (DAC) (see, e.g.,
[5]–[7] where devices can operate close to 3 GHz), software-
defined radio transceivers that exhibit the frequency agility
and flexibility required of future TVWS devices appear viable.
Therefore, the aim of this brief is to explore a transceiver design
and implementation that is capable of converting the entire
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Fig. 1. Spectral mask defining permitted PSD levels in adjacent (l ± 1) and
next-adjacent (l ± 2) TVWS channels [4].
320-MHz TVWS range from and to RF and to discuss some
of its characteristics in terms of cost, latency, and selectivity.
The permitted interference levels outlined in Fig. 1 cannot
be met by standard orthogonal frequency division multiplexing
(OFDM). Therefore, filter bank techniques that predate OFDM
[8]–[11] have recently seen a revival in the form of filter-bank-
based multicarrier (FBMC) modulation [12]–[14] due to their
superior spectral confinement and resulting advantages in terms
of synchronization over OFDM [15]–[17].
Most FBMC transceivers operate in the baseband, where a
number of subchannels or multiple users are allocated to well-
defined frequency bands. Popular structures include discrete
Fourier transform (DFT) modulated filter banks [8], [15] and
derivatives [18] but also iterated halfband schemes such as [11].
Many filter bank schemes currently evolving in the context of
frequency agility and cognitive radio [19], [20] are also located
in the baseband. In the context of software radio, recently, a
number of implementations of wideband receivers based on
filter banks have been discussed [21]–[24], whereby very high
speed implementations such as [23] are restricted to essentially
a DFT, while more flexible filter bank designs such as [21]
and [22] do not comment on complexity or attempt a real-time
implementation.
Based on initial design work in [25] and [26] for a two-
stage architecture and a low-rate implementation in [27], this
brief explores the design and real-time field-programmable gate
array (FPGA) implementation of a wideband TVWS frequency
agile transceiver. In order to accomplish an implementation,
different from [25], the number of subbands is restricted to a
power of 2. In the following discussion, Section II outlines the
overall system, while Section III provides some design details.
The multirate implementation and its impact on complexity
and latency are explored in Section IV and demonstrated in
Section V. This design is ported onto a Xilinx Virtex-7 in
Section VI, with the conclusion drawn in Section VII.
II. SYSTEM CONFIGURATION
The proposed transceiver aims to downconvert all 40 chan-
nels covering the U.K.’s TVWS spectrum from 470 to 790 MHz.
The upconverter in the transmitter must adhere to the strict
spectral mask shown in Fig. 1, which regulators are expected
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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Fig. 2. Proposed multistage TVWS filter bank transmitter (above) and re-
ceiver (below) with a PPF in stage 1 and an FBMC modulator in stage 2.
to impose [4]. While OFDM-based standards generally exhibit
too poor frequency selection to comply with this mask, FBMC
systems can provide sufficient frequency selectivity to fulfill
this specification.
The implementation of an FBMC system is numerically most
efficient with a single filter bank, as it requires fewer coeffi-
cients and therefore lower latency than an iterated filter bank with
several stages leading to interpolated FIR filters [28]. However,
targeting an FPGA implementation, there is a limit to the sam-
pling rate of such devices. Using a polyphase structure, data can
be externally multiplexed and demultiplexed into a limited num-
ber of streams, with polyphase components running on the FPGA
at a lower rate. Therefore, a two-stage approach is adopted, with
the proposed transceiver system outlined in Fig. 2.
On the transmitter side—the upper branch in Fig. 2—stage 2
combines 40 TVWS baseband channels each of 8-MHz band-
width by means of an FBMC synthesis bank into a baseband
signal that feeds into stage 1. Stage 1 comprises a PPF, which,
together with a position correcting term e−jΩn, will translate
the baseband signal to the UHF range of 470–790 MHz, with
a sampling rate fs and a word length Rtx. The real part of the
analytic outputs is then fed to a DAC at RF.
The receiver in the lower branch of Fig. 2 operates a dual
design to the transmitter. In stage 1, the RF signal is sampled
at fs with word length Rrx. A complex-valued polyphase
bandpass filter creates an analytic signal which is appropriately
modulated with a complex exponential of normalized angular
frequency Ω such that the 40 channels of the TVWS spectrum
lie flush at dc. In stage 2, an analysis filter bank implementing
the FBMC receiver extracts the 40 TVWS baseband channels.
Oversampled by a factor of 2, the outputs of the FBMC run at
16 MHz to ease the task of synchronization, subsequent filtering,
and further downconversion of the individual 8-MHz channels.
III. FILTER BANK TRANSCEIVER
This section details the design of the proposed transceiver.
Two different designs i ∈ {1, 2} will be proposed, with a
decimation/expansion byK(i)1 in stage 1, andK
(i)
2 channels and
a decimation/expansion by K(i)2 /2 in stage 2. The computa-
tional complexity of the proposed system will be analyzed later
in Section IV, but it favors the number of channels in the FBMC
K
(i)
2 to be a power of 2. This differs from a previous design [25],
and it will enable the realization on an FPGA to be discussed
in Section VI.
A. PPF—Stage 1
In the filter bank receiver, stage 1 extracts the TVWS bands
with a center frequency fc = 630 MHz from the RF signal
Fig. 3. Stage 1 filter with a passband width of 320 MHz to capture the
TVWS spectrum and with transition bandwidth B(i)
T,1 depending on the selected
decimation ratio K(i)1 .
sampled at fs = 2.048 GHz, to create an analytic baseband
signal with TVWS channels aligned from dc to 320 MHz.
This can be achieved by means of an analytic bandpass filter
centered at fc, whose band limitation will allow decimation by a
factorK(i)1 . The required filter characteristic is shown in Fig. 3,
whereby aliasing is permitted in the transition band, therefore
enabling a transition bandwidth B(i)T,1
B
(i)
T,1 =
2.048 GHz
K
(i)
1
− 320 MHz. (1)
Positive definiteness of (1) admits decimation ratios K(i)1 ∈
[1, 4]. The setting K(2)1 = 4 leads to 512-MHz signals which
can be realistically interfaced with an FPGA. Instead of filtering
at RF and decimating afterward, a polyphase approach will
create K(2)1 reduced-rate signals, which are then fed into a
polyphase network operating at fs/K(2)1 . The polyphase de-
composition of the RF signal was previously accomplished by
hardware demultiplexers [25], but instead, the polyphase struc-
ture can here be fed by demultiplexed data streams available in
recent ADCs such as [6].
The case K(1)1 < 4 leads to rates that cannot be directly
interfaced with the FPGA, unless oversampled polyphase struc-
tures are employed. To demonstrate the tradeoff of a lower
decimation in stage 1, we will also be discussing the case
K
(1)
1 = 2. The resulting requirements for the design of the PPF
H
(i)
1 (z) are outlined in Fig. 3.
To align the decimated TVWS spectrum with dc, a correction
by the lower frequency of 470 MHz after aliasing can be accom-
plished by selecting Ω = 2pi470 MHz ·K(i)1 /fs. An alternative
implementation would first demodulate the incoming signal by
a complex exponential to dc, where a real-valued low-pass
filter instead of the bandpass H(i)1 (ejΩ) could be employed.
After low-pass filtering, a second modulation step would then
realign the decimated TVWS spectrum with dc, although this
operation could also be corrected in stage 2 by ensuring that the
8-MHz TVWS channels are extracted by applying appropriate
frequency offsets.
The transmitter implementation of stage 1 is a dual of the
receiver, with a frequency shift by Ω followed by upsampling.
Interpolation can be performed with the bandpass H(i)1 (ejΩ),
whereby the widened transition bands do not matter due to
the input signal to stage 1 fulfilling tight frequency mask
characteristics. The real part of the analytic signal at the
bandpass output is then passed to a DAC operating at RF
rate. The filter is again implemented in polyphase structure,
whereby a polyphase network at fs/K(i)1 operates on the FPGA
26 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 63, NO. 1, JANUARY 2016
TABLE I
BANDWIDTH REDUCTIONS Ki FOR DIFFERENT RECEIVER STAGES
i = 1, 2 WITH ASSOCIATED INCREASE IN BIT RESOLUTION
∆Ri AND OTHER PERFORMANCE MEASURES
with polyphase outputs interfaced to a hardware multiplexer
[25]. The latter is often already incorporated in state-of-the-art
DACs [7].
B. FBMC System—Stage 2
The two designs for stage 1 necessitate different filter bank
approaches for stage 2. With an RF sampling rate of 2.048 GHz
and decimations by K(i)1 in stage 1, K
(i)
2 = {128, 64} channels
of 8-MHz bandwidth have to be extracted for the three designs
in stage 2, respectively, as contained in Table I. For each of the
designs, only 40 of the K(i)2 channels will be utilized. Due to
their uniform ordering, a modulated filter bank is an efficient
approach, which is oversampled by a factor of 2. First, this
eases the synchronization efforts of individual TVWS channels
in the baseband. Second, oversampling is advantageous as it
relaxes the prototype filter P (i)2 (z), which is outlined in Fig. 4,
allowing a maximum possible transition bandwidth B(i)T,2. This
design characteristic assumes that the TVWS channel inputs to
Tx stage 2 are perfectly bandlimited to 8 MHz.
We here employ a DFT-modulated filter bank [29], where the
analysis filter bank in the transmitter employs an inverse DFT
and the synthesis bank in the receiver a DFT, in order to align
channels in ascending order from dc to 320 MHz.
IV. IMPLEMENTATION ASPECTS, NUMERICAL
EFFICIENCY, AND ROBUSTNESS
This section elaborates on a potential FPGA implementation,
focusing on polyphase realizations in Section IV-A, on its
computational complexity in Section IV-B, and on word length
considerations in Section IV-C.
A. Polyphase Implementations
For stage 1, the receiver requires a hardware demultiplexer
to feed K(i)1 polyphase components of the sampled RF signal
into the FPGA for polyphase filtering, while in the transmitter,
the output of the PPF components is passed out of the FPGA
implementation, and it will be multiplexed in hardware to form
the RF signal. As mentioned before, such hardware multiplex-
Fig. 4. Stage 2 prototype filter with 8-MHz passband width and decimation to
16-MHz sampling rate. The absolute bandwidths are identical for all designs,
which, however, differ in their number of bands K(i)2 .
ers are often readily incorporated in state-of-the-art ADCs [6]
and DACs [7].
The implementation in Section III-A assumes a complex
bandpass PPF, combined with a frequency shift Ω. With a
filter length L(i)1 , the complexity is C
(i,a)
1 = 4L
(i)
1 /K
(i)
1 + 4
real-valued multiply accumulates (MACs). Alternatively, the
stage 1 signal could be filtered by a real-valued low-pass filter,
requiring a modulation at both the input and output of stage 1,
leading to C(i,b)1 = 2L
(i)
1 /(K
(i)
1 ) + 4K
(i)
1 + 4. The second im-
plementation is only favored if
C
(i,a)
1 > C
(i,b)
1 ←→ L
(i)
1 > 2
(
K
(i)
1
)2
(2)
which, for the selected values K(i)1 = {2, 4}, is not satisfied.
For stage 2, different implementations are possible [15].
Since circular buffers are not advantageous for FPGA im-
plementations, we have selected polyphase implementations
according to [30], which require only one tapped delay line,
a set of multipliers, and the transform on which the modulated
filter bank is based, such as in this case a DFT implemented via
a fast Fourier transform.
B. Computational Complexity and Latency
With the complexity of the stage 1 filter considered in
Section IV-A and the PPF bank requiring2L(i)2 +4K
(i)
2 log2K
(i)
2
MACs [30] at the lower rate of stage 2, the total complexity of
a transmitter or receiver as shown in Fig. 2 is given by
C(i) =
(
L
(i)
1 +
L
(i)
2
K
(i)
2
+ 2 log2K
(i)
2 + 1
)
4fs
K
(i)
1
(3)
measured in real-valued MACs/s. For stage 2, the complexity
of up- and downconverting 40 channels with a DFT-modulated
filter bank is the same as that for a single channel, plus the
modulating transform, i.e., a K(i)2 -point DFT. The overall com-
plexity in (3) is likely to be dominated by the stage 1 filter of
length L(i)1 and is listed for the two different implementations
in Table I.
The latency of a filter bank transmitter or receiver, assuming
linear phase prototype filters, is given by
∆(i) =
L
(i)
1
2fs
+
L
(i)
2 K
(i)
1
2fs
. (4)
The latency will be dominated by the lower rate stage 2 filter,
with the overall transmitter or receiver delay for the two imple-
mentations shown in Table I.
ELLIOT et al.: WIDEBAND TV WHITE SPACE TRANSCEIVER DESIGN AND IMPLEMENTATION 27
Fig. 5. Magnitude responses of (a) stage 2 and (b) stage 1 prototype filters.
C. Word Length Requirements
To achieve the spectral mask as defined in Fig. 1, the trans-
mitter demands a dynamic range of−69 dB [4], which requires
at least 12-bit word length all the way up to the DAC. The
DAC characterized in [7] offers a word length of Rtx = 16 bits.
Therefore, we here assume a 16-bit fixed-point resolution for
the data as well as for the coefficients of both stage 1 and 2
filters in the transmitter, with a higher resolution for the accu-
mulators and appropriate scaling prior to any rounding.
In the receiver, the succession of filtering and decimation
leads to a gain in effective word length, whereby one extra bit of
resolution is obtained for every oversampling by a factor of 4,
since a reduction in bandwidth also leads to a reduction in noise
power without curtailing signal power. Thus, the virtual gain in
bits for the proposed filter bank transceiver is ∆R = log4K =
(1/2) log2K , where K is the reduction in bandwidth. With
the overall reduction in bandwidth from 2.048 GHz to 8 MHz,
K = (2.048 GHz/8 MHz) = 256 yields a gain in resolution by
∆R = 4 bits.
The overall gain of ∆R = 4 bits is divided over the dif-
ferent filter bank stages into ∆R = ∆R(i)1 +∆R
(i)
2 as shown
in Table I for the three different implementations. Thus, the
coefficient quantization for each stage has to be selected such
that the greatest gain can be realized, requiring an extra resolu-
tion of at least 2 and 3 bits for stage 1 and 2 filters compared
to their input signals, respectively. With this extra resolution
of ∆R = 4 bits, the targeted ADC [6] with Rrx = 12 bits
therefore provides a resolution of 16 bits for the downconverted
8-MHz TVWS channels given processing with appropriate
word lengths throughout the receiver chain.
V. DESIGN, SIMULATIONS, AND RESULTS
A. Filters and PSDs
The prototype filter for stage 1 is constructed using a mini-
max design, while stage 2 employs a root Nyquist system [31],
[32], with magnitudes shown in Fig. 5. Responses can be seen
to satisfy the stopband edges and adjacent channel attenuation
of −69 dB imposed by the spectral mask in Fig. 1 [4]. Only
design i = 2 using K(2)1 = 4 and K
(2)
2 = 64 with its simpler
stage 1 as discussed in Section III-A and lower latency accord-
ing to Table I is demonstrated here.
Fig. 6. PSDs of the transmit signal after (a) stage 2 and (b) stage 1. Dashed
lines.
The power spectral densities (PSDs) of simulated Tx signals
after stages 1 and 2 are shown in Fig. 6, whereby each TVWS
channel is loaded with a 5.33-MHz signal [25]. The stage 2
transmitter output, containing the 320-MHz TVWS baseband
across 40 of the K(2)2 = 64 channels, is depicted in Fig. 6(a).
Fig. 6(b) displays the PSD of the stage 1 output occupying the
TVWS band 470–790 MHz with the spectral mask satisfied.
B. Reconstruction Error and Adjacent Band Leakage
Testing the overall filter bank transceiver back-to-back as
shown in Fig. 2, the reconstruction error between transmitted
and received 5.33-MHz channels, as well as the leakage level
into adjacent channels, is provided in Table I. The measured
mean square error between the input and the output is equiva-
lent to the reconstruction error of the filter bank and therefore
linked to the prototype filter design [31]. Due to the selection
of the filter lengths L(i)j for the jth stage in the ith design to
comply with the overall desired spectral mask, all implementa-
tions meet the imposed requirement of at least −55 dB for the
adjacent and −69 dB for the next-adjacent channels [4].
VI. FPGA REALIZATION
Based on the complexity analysis in Section IV-B, the de-
sign i = 2 with its more straightforward stage 1 but higher
computational complexity has been implemented on a Virtex-7
XC7VX550T using the Xilinx ISE 14.6 software suite. In the
transmitter, the word length is maintained at 16 bits throughout
all stages to the output. In the receiver, a 12-bit signal is
obtained from the ADC, which is allowed to grow by the ap-
propriate gain in resolution up to 13 bits at the output of stage 1
and 16 bits at the output of stage 2, as outlined in Section IV-C.
A complex exponential with 16-bit word length performs the
frequency shifts in both Tx and Rx.
In order to ensure that the timing requirements were met
with stage 1 running at 512 MHz, postplace and route timing
analysis was performed. The analysis reported a minimum
clocking period of 1.606 ns, giving a maximum operating
frequency of 622 MHz. Table II lists the hardware resources
used by the design in terms of look-up tables (LUTs), flip-flops
(FFs), DSP48E1s, and slices. Fig. 7 shows the PSDs obtained
with a bit-true and cycle accurate simulation in Simulink, with
the system maintaining its spectral mask compliance.
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TABLE II
TRANSCEIVER HARDWARE RESOURCE UTILIZATION ON A
VIRTEX7-XC7VX550T FPGA DEVICE
Fig. 7. PSDs after (a) stage 2 and (b) stage 1 obtained by a bit-true and cycle
accurate simulation with 16-bit word length.
VII. CONCLUSION
We have discussed a two-stage filter bank transceiver design
with the capability to simultaneously up- and downconvert the
entire U.K.’s TVWS range of 40 8-MHz wide channels by
sampling at the radio frequency. The system satisfies regulatory
requirements w.r.t. the spectral mask as well as hardware limi-
tations on the sampling rate and the FPGA devices. Among two
discussed parameterizations, a tradeoff between complexity
and latency arises. The design exploits additional word length
resolution due to oversampling and can cope with fixed-point
implementations while still satisfying design requirements. Re-
sults of an FPGA implementation have been reported, with the
more costly design fitting comfortably onto a Virtex-7 device.
REFERENCES
[1] F. Darbari, M. Brew, S. Weiss, and R. Stewart, “Practical aspects of
broadband access for rural communities using a cost and power efficient
multi-hop/relay network,” in Proc. IEEE Global Commun. Conf., Miami,
FL, USA, Dec. 2010, pp. 731–735.
[2] C. McGuire and S. Weiss, “Multi-radio network optimisation using
Bayesian belief propagation,” in Proc. 22nd Eur. SP Conf., Lisbon,
Portugal, Sep. 2014, pp. 421–425.
[3] M. R. Brew et al., “UHF white space network for rural smart grid commu-
nication,” in Proc. 2nd IEEE SmartGridComm Conf., Brussels, Belgium,
Oct. 2011, pp. 138–142.
[4] S. J. Shellhammer, A. K. Sadek, and W. Zhang, “Technical challenges
for cognitive radio in the TV white space spectrum,” in Proc. Inf. Theory
Appl. Workshop, Feb. 2009, pp. 323–323.
[5] A. Lesellier, O. Jamin, J. Bercher, and O. Venard, “Broadband digitization
for cable tuners front-end,” in Proc. 41st Eur. Microw. Conf., Oct. 2011,
pp. 705–708.
[6] “ADC12Jxx00 12-Bit 1.6 or 2.7 GSPS ADCs With Integrated DDC, Data
Sheet,” Texas Instrument, Dallas, TX, USA, Sep. 2014.
[7] “DAC39J82 Dual-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Con-
verter With 12.5 Gbps JESD204B Interface, Data Sheet,” Texas Instru-
ment, Dallas, TX, USA, Jan. 2015.
[8] M. Bellanger and J. Daguet, “TDM-FDM transmultiplexer: Digi-
tal polyphase and FFT,” IEEE Trans. Commun., vol. 22, no. 9,
pp. 1199–1205, Sep. 1974.
[9] G. Bonnerot, M. Coudreuse, and M. Bellanger, “Digital processing
techniques in the 60 channel transmultiplexer,” IEEE Trans. Commun.,
vol. 26, no. 5, pp. 698–706, May 1978.
[10] F. Takahata, Y. Hirata, A. Ogawa, and K. Inagaki, “Development of
a TDM/FDM transmultiplexer,” IEEE Trans. Commun., vol. 26, no. 5,
pp. 726–733, May 1978.
[11] F. Molo, “Transmultiplexer realization with multistage filtering,” IEEE
Trans. Commun., vol. 30, no. 7, pp. 1614–1622, Jul. 1982.
[12] F. Harris, C. Dick, and M. Rice, “Digital receivers and trans-
mitters using polyphase filter banks for wireless communications,”
IEEE Trans. Microw. Theory Tech., vol. 51, no. 4, pp. 1395–1412,
Apr. 2003.
[13] G. Cherubini, E. Eleftheriou, and S. Ölcer, “Filter bank modulation tech-
niques for very high-speed digital subscriber lines,” IEEE J. Sel. Areas
Commun., vol. 20, no. 5, pp. 1016–1028, May 2002.
[14] S. Rahimi and B. Champagne, “Perfect reconstruction DFT modulated
oversampled filter bank transceiver,” in Proc. Eur. Signal Process. Conf.,
Barcelona, Spain, Aug. 2011, pp. 1588–1592.
[15] A. Tonello and F. Pecile, “Efficient architectures for multiuser FMT
systems and application to power line communications,” IEEE Trans.
Commun., vol. 57, no. 5, pp. 1275–1279, May 2009.
[16] S. Weiss, A. Millar, R. Stewart, and M. Macleod, “Performance of trans-
multiplexers based on oversampled filter banks under variable oversam-
pling ratios,” in Proc. 18th Eur. SP Conf., Aalborg, Denmark, Aug. 2010,
pp. 2181–2185.
[17] B. Farhang-Boroujeny, “OFDM versus filter bank multicarrier,” IEEE
Signal Process. Mag., vol. 28, no. 3, pp. 92–112, May 2011.
[18] J. Alhava and M. Renfors, “Exponentially-modulated filter bank trans-
multiplexer with fine-coarse adaptive filtering,” in Proc. 3rd Int. Symp.
Commun., Control Signal Process., Mar. 2008, pp. 68–72.
[19] M. Iwabuchi, K. Sakaguchi, and K. Araki, “Study on multi-channel re-
ceiver based on polyphase filter bank,” in Proc. 2nd Int. Conf. Signal
Process. Commun. Syst., 2008, pp. 1–7.
[20] M. Lin, A. Vinod, and C. See, “Very low complexity variable resolution
filter banks for spectrum sensing in cognitive radios using multi-stage
coefficient decimation,” in Proc. 5th Int. Conf. Wireless Commun., Netw.
Mobile Comput., Sep. 2009, pp. 1–4.
[21] N. Mansour and D. Dahlhaus, “Interference in DFT modulated filter
bank transceivers for cognitive radio,” in Proc. 20th Eur. Wireless Conf.,
May 2014, pp. 1–7.
[22] F. Harris, X. Chen, and E. Venosa, “Cascade of perfect reconstruction
analysis and synthesis filter banks: The new architecture of next gener-
ation wideband receivers,” in Proc. Constantinides Int. Workshop Signal
Process., Jan. 2013, pp. 1–8.
[23] A. Tolmachev et al., “Real-time FPGA implementation of efficient filter-
banks for digitally sub-banded coherent DFT-S OFDM receiver,” in Proc.
Opt. Fiber Commun. Conf., Mar. 2013, pp. 1–3.
[24] M. Nazarathy and A. Tolmachev, “Subbanded DSP architectures based on
underdecimated filter banks for coherent OFDM receivers: Overview and
recent advances,” IEEE Signal Process. Mag., vol. 31, no. 2, pp. 70–81,
Mar. 2014.
[25] R. A. Elliot et al., “Efficient TV white space filter bank transceiver,”
in Proc. 20th Europ. SP Conf., Bucharest, Romania, Aug. 2012,
pp. 1079–1083.
[26] R. A. Elliot et al., “Reconfigurable TVWS transceiver for use in UK and
US markets,” in Proc. 7th Int. Workshop Reconfig. Commun. Syst. Chip,
York, U.K., Jul. 2012, pp. 1–6.
[27] R. Elliot et al., “TVWS filter bank transceiver on OMPA-L137 eval-
uation module,” in Proc. 5th Eur. DSP Educ. Res. Conf., Amsterdam,
The Netherlands, Sep. 2012, pp. 114–118.
[28] Y. Neuvo, D. Cheng-Yu, and S. K. Mitra, “Interpolated finite impulse
response filters,” IEEE Trans. Acoust., Speech, Signal Process.,
vol. ASSP-32, no. 6, pp. 563–570, Jun. 1984.
[29] P. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood
Cliffs, NJ, USA: Prentice-Hall, 1993.
[30] S. Weiss and R. Stewart, “Fast implementation of oversampled mod-
ulated filter banks,” Electron. Lett., vol. 36, no. 17, pp. 1502–1503,
Aug. 2000.
[31] M. Harteneck, S. Weiss, and R. Stewart, “Design of near perfect recon-
struction oversampled filter banks for subband adaptive filters,” IEEE
Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 8,
pp. 1081–1085, Aug. 1999.
[32] B. Farhang-Boroujeny, “A square-root Nyquist (M) filter design for digi-
tal communication systems,” IEEE Trans. Signal Process., vol. 56, no. 5,
pp. 2127–2132, May 2008.
